| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | amd64: use XORPS for floating point negation | 2025-12-07 | 1 | -3/+6 | |
| | | | | | | | | | | | Previously `neg x` was being turned into `sub 0, x`. But this gives the wrong result for zero/negative zero (-0.0 == -0.0 but 0.0 - 0.0 == 0.0), so it wasn't IEEE compliant or correct. Do what every other compiler does instead and flip the sign bit with an exclusive or. Should implement someway of deduplicating small data constants like the ones used here though. | ||||
| * | isel: fix flipped sub not being inplace | 2025-12-05 | 1 | -0/+1 | |
| | | |||||
| * | isel: fix immediate of flipped sub | 2025-12-04 | 1 | -0/+1 | |
| | | |||||
| * | test/11-abi | 2025-12-02 | 1 | -6/+9 | |
| | | |||||
| * | amd64/isel: fix addressing index shift being possibly too large to encode (duh) | 2025-11-29 | 1 | -1/+1 | |
| | | |||||
| * | isel: fix branch arg | 2025-11-27 | 1 | -0/+2 | |
| | | |||||
| * | abi/isel: aggregate args in stack wip | 2025-11-27 | 1 | -6/+11 | |
| | | |||||
| * | fix regression w/ store instr + memory immediate | 2025-11-24 | 1 | -11/+13 | |
| | | |||||
| * | isel: loadstoreaddr don't fuseaddr as much | 2025-11-24 | 1 | -3/+5 | |
| | | |||||
| * | implement float varargs, and some other fixes | 2025-11-23 | 1 | -0/+6 | |
| | | |||||
| * | amd64/isel: indirect call arg must be memaddr | 2025-11-22 | 1 | -2/+7 | |
| | | |||||
| * | make sure indirect function call pointer does not end up in clobber reg | 2025-11-22 | 1 | -0/+5 | |
| | | |||||
| * | ir: barebones IR passes checked contracts | 2025-11-21 | 1 | -0/+2 | |
| | | |||||
| * | remove umul | 2025-11-21 | 1 | -3/+2 | |
| | | |||||
| * | change op names to match 285063eba44 | 2025-11-21 | 1 | -13/+13 | |
| | | |||||
| * | rename IR classes to reflect bitsize | 2025-11-21 | 1 | -11/+11 | |
| | | |||||
| * | isel: lower allocas a different way, such that stk address gets materialized ↵ | 2025-11-20 | 1 | -23/+58 | |
| | | | | | when necesary | ||||
| * | ir: for easier debugging, keep ctype in dats, print as literal when possible | 2025-11-20 | 1 | -3/+7 | |
| | | |||||
| * | debug output to stdout | 2025-11-19 | 1 | -1/+1 | |
| | | |||||
| * | isel: don't incorrectly clamp constant lhs of shift operation | 2025-11-15 | 1 | -4/+4 | |
| | | |||||
| * | isel: fold arith | 2025-11-14 | 1 | -1/+21 | |
| | | |||||
| * | preeliminary va_list support | 2025-11-14 | 1 | -5/+23 | |
| | | |||||
| * | amd64/isel: fold Oext with immediates | 2025-11-12 | 1 | -0/+8 | |
| | | |||||
| * | implement argument passing in stack | 2025-11-12 | 1 | -6/+18 | |
| | | |||||
| * | fixup! amd64: get rid of xinc/xdec. handle those at emit stage | 2025-11-09 | 1 | -1/+1 | |
| | | |||||
| * | amd64/isel: make `sub imm` work for address fusing | 2025-11-09 | 1 | -2/+8 | |
| | | |||||
| * | amd64: get rid of xinc/xdec. handle those at emit stage | 2025-11-09 | 1 | -18/+1 | |
| | | |||||
| * | amd64: fix aggregate abi stuff;; ir: fold, peephole optimizing constructors | 2025-11-05 | 1 | -2/+1 | |
| | | |||||
| * | isel: fix 3-address add when used for flags in branch | 2025-11-02 | 1 | -0/+3 | |
| | | |||||
| * | isel fixes | 2025-10-30 | 1 | -3/+11 | |
| | | |||||
| * | isel: fix address sel for absolute int addr | 2025-10-26 | 1 | -0/+7 | |
| | | |||||
| * | amd64 missing stuff | 2025-10-23 | 1 | -2/+10 | |
| | | |||||
| * | isel: fix -fpic factoring out non-symbolic address operands | 2025-10-23 | 1 | -1/+1 | |
| | | |||||
| * | amd64: load/store from abs address constants; movabs | 2025-10-23 | 1 | -10/+19 | |
| | | |||||
| * | amd64: float conversion insntrs | 2025-10-18 | 1 | -0/+13 | |
| | | |||||
| * | small thigns | 2025-10-18 | 1 | -1/+1 | |
| | | |||||
| * | bugfixes | 2025-10-10 | 1 | -0/+1 | |
| | | |||||
| * | initial implementation of run-time array/aggregate initializers | 2025-10-08 | 1 | -0/+4 | |
| | | |||||
| * | fix some more codegen bugs for symbol constants | 2025-09-16 | 1 | -2/+5 | |
| | | |||||
| * | codegen: float cmp, ior; frontend: fix cond expr bug | 2025-09-14 | 1 | -2/+5 | |
| | | |||||
| * | preliminary pie and pic | 2025-09-14 | 1 | -8/+25 | |
| | | |||||
| * | amd64: fix isel for numeric conversion ops | 2023-08-07 | 1 | -4/+4 | |
| | | |||||
| * | amd64 codegen fixes | 2023-07-07 | 1 | -1/+1 | |
| | | |||||
| * | misc bugfixs | 2023-06-30 | 1 | -4/+2 | |
| | | |||||
| * | add initializers (only static for initialier list rn) | 2023-06-29 | 1 | -7/+33 | |
| | | | | | and other fixes | ||||
| * | fix some warnings | 2023-06-25 | 1 | -9/+1 | |
| | | |||||
| * | fix regalloc thinking some ins are dead by adding ins.keep | 2023-06-24 | 1 | -1/+5 | |
| | | |||||
| * | amd64/emit: more float fixes | 2023-06-24 | 1 | -21/+24 | |
| | | | | | | optimize loading 0.0 in phis as well as regular copies and also don't use inc or addr for float addition | ||||
| * | backend: fix regalloc to work with more complex dataflow | 2023-06-24 | 1 | -1/+1 | |
| | | | | | | | | | basically an allocation map at the beginning (in) and end (out) of each block is kept and after the first allocation pass another pass is ran to resolve allocation conflicts between each edge, plus another pass to finish lowering phi functions. also introduced `regset` and plenty of other miscellaneous fixes | ||||
| * | change RMORE -> RADDR; use RXXX (RNONE) for special args,also undef | 2023-06-22 | 1 | -12/+12 | |
| | | |||||
 |
index : antcc | |
| A little C compiler |
| aboutsummaryrefslogtreecommitdiffhomepage |