| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | rename arraylength macro -> countof | 2025-12-11 | 1 | -2/+2 | |
| | | |||||
| * | abi: fix aggregate passed by regs 2nd reg offset | 2025-12-06 | 1 | -21/+22 | |
| | | | | | | | | | | It was broken for example `struct { i32 a; f64 b; }` (would try to load/store b from byte offset 4, not 8). Introduce r2off, realize in x86-64 it's always 8; even `struct {i32 a; f32 b;}` gets passed in one (integer) register. But not so in (future) ABIs like RISC-V, I believe there `{i32, f32}` would get passed in 1 integer and 1 float register (r2off = 4). | ||||
| * | abi/isel: aggregate args in stack wip | 2025-11-27 | 1 | -9/+31 | |
| | | |||||
| * | implement float varargs, and some other fixes | 2025-11-23 | 1 | -1/+3 | |
| | | |||||
| * | ir: barebones IR passes checked contracts | 2025-11-21 | 1 | -0/+5 | |
| | | |||||
| * | change op names to match 285063eba44 | 2025-11-21 | 1 | -13/+13 | |
| | | |||||
| * | rename IR classes to reflect bitsize | 2025-11-21 | 1 | -10/+10 | |
| | | |||||
| * | debug output to stdout | 2025-11-19 | 1 | -1/+1 | |
| | | |||||
| * | abi0: remove debugging leftover sortpo. but do number blks (free) | 2025-11-14 | 1 | -1/+2 | |
| | | |||||
| * | preeliminary va_list support | 2025-11-14 | 1 | -7/+9 | |
| | | |||||
| * | implement argument passing in stack | 2025-11-12 | 1 | -0/+1 | |
| | | |||||
| * | abi: fix unaligned & overflowing loads/stores, for small size/aligned ↵ | 2025-11-09 | 1 | -48/+84 | |
| | | | | | structs passed in regs | ||||
| * | codegen fixes, propagate terminate | 2025-10-24 | 1 | -6/+8 | |
| | | |||||
| * | codegen bugfixes | 2025-10-19 | 1 | -0/+9 | |
| | | |||||
| * | Organize source files into directories | 2025-10-19 | 1 | -0/+393 | |
 |
index : antcc | |
| A little C compiler |
| aboutsummaryrefslogtreecommitdiffhomepage |