aboutsummaryrefslogtreecommitdiffhomepage
path: root/ir/op.def
Commit message (Collapse)AuthorAgeFilesLines
* add bswap16/32/64lemon2026-03-021-0/+3
| | | | | - frontend: __builtin_bswapX intrinsics - backend: ObswapX instructions
* backend: separate instrs for integer/float storelemon2025-12-311-4/+6
|
* regalloc+emit: get rid of xsave/xrestore hacklemon2025-12-181-2/+0
| | | | | | | Was used for situation where we needed to spill more than 1 temporary and have to use a register that is already used. Instead of push/pop, we can just allocate and set aside specific stack slots for this purpose. Also, reworked linearscan() interval sets to separate FPR/GPR intervals.
* remove umullemon2025-11-211-1/+0
|
* change op names to match 285063eba44lemon2025-11-211-72/+72
|
* preeliminary va_list supportlemon2025-11-141-0/+3
|
* amd64: get rid of xinc/xdec. handle those at emit stagelemon2025-11-091-2/+0
|
* Organize source files into directorieslemon2025-10-191-0/+76