aboutsummaryrefslogtreecommitdiffhomepage
path: root/amd64/emit.c
Commit message (Collapse)AuthorAgeFilesLines
* amd64/emit: fix (partially) float comparisonsdlemon2025-11-231-6/+10
|
* amd64/emit: this rbpoff approach is kinda broken..lemon2025-11-231-1/+1
|
* amd64/emit: fix REX-requiring 8-bit GPR encoding checking wrong reglemon2025-11-221-2/+2
|
* remove umullemon2025-11-211-1/+0
|
* change op names to match 285063eba44lemon2025-11-211-24/+24
|
* rename IR classes to reflect bitsizelemon2025-11-211-29/+29
|
* isel: lower allocas a different way, such that stk address gets materialized ↵lemon2025-11-201-4/+4
| | | | when necesary
* ir: 'trap' jump; c: __builtin_trap; lex: __has_builtinlemon2025-11-151-0/+2
|
* emit: stack alignment edgecaseslemon2025-11-151-5/+9
|
* preeliminary va_list supportlemon2025-11-141-3/+46
|
* amd64: fix positive RBP off (stack params); address encoding erratalemon2025-11-121-2/+2
|
* amd64: get rid of xinc/xdec. handle those at emit stagelemon2025-11-091-8/+6
|
* amd64: errata with unsigned greater than or equal (should be JAE)lemon2025-11-061-1/+1
|
* isel fixeslemon2025-10-301-1/+0
|
* emit: remove unnecessary REX.W prfix for TEST r8lemon2025-10-261-1/+1
|
* amd64: add/sub operands less restrictivelemon2025-10-251-2/+2
|
* c: avoid generating relocations in .rodata (putting such objects in .data ↵lemon2025-10-251-1/+3
| | | | instead for now)
* emit: PU8, PU16lemon2025-10-251-0/+6
|
* amd64 rbpofflemon2025-10-241-1/+1
|
* amd64 missing stufflemon2025-10-231-1/+2
|
* amd64: load/store from abs address constants; movabslemon2025-10-231-11/+32
|
* amd64/emit PI8 fix int overflow edgecaselemon2025-10-231-1/+1
|
* fix edge case codegen bugs (w/ stack offsets, spilling)lemon2025-10-221-0/+2
|
* amd64/emit erratalemon2025-10-201-1/+1
|
* Organize source files into directorieslemon2025-10-191-1/+1
|
* amd64: float conversion insntrslemon2025-10-181-2/+30
|
* codegen bugfixlemon2025-10-171-5/+13
|
* amd64: not, udivlemon2025-10-141-0/+13
|
* amd64: mul -> imullemon2025-10-131-8/+9
|
* fix some more codegen bugs for symbol constantslemon2025-09-161-2/+1
|
* codegen: fix 3-address sub reg,imm codegenlemon2025-09-151-1/+1
|
* start implementing bitfieldslemon2025-09-141-0/+6
|
* codegen: float cmp, ior; frontend: fix cond expr buglemon2025-09-141-3/+16
|
* preliminary pie and piclemon2025-09-141-11/+37
|
* regalloc: basic spilling supportlemon2025-09-131-0/+6
|
* amd64: improve codegen for ADDlemon2025-09-111-0/+3
|
* amd64: bugfix for stack args with no RBP, also reuse epilogue code?lemon2025-09-111-26/+48
|
* amd64/emit: fix order of stack restore operations with regs+stklemon2025-09-091-6/+11
|
* ioperlemon2025-09-091-12/+21
|
* fixes, delnopslemon2025-09-091-2/+2
|
* amd64: swap, sarlemon2025-09-081-1/+21
|
* amd64: bugfixlemon2025-09-081-4/+9
|
* amd64: add mulf and divf codegenlemon2023-08-071-3/+18
|
* amd64/emit bugfixlemon2023-07-091-3/+3
|
* amd64 codegen fixeslemon2023-07-071-12/+19
|
* fix emit() setcc and copylemon2023-07-061-1/+2
|
* misc bugfixslemon2023-06-301-19/+90
|
* add initializers (only static for initialier list rn)lemon2023-06-291-27/+58
| | | | and other fixes
* backend: don't mixup float and int tempslemon2023-06-241-3/+3
| | | | | | copy propagation only happens when dataclasses match, register allocator ignores hints if hint register class and instruction class differ, also add mov between int and float regs in amd64/emit
* backend: fix regalloc to work with more complex dataflowlemon2023-06-241-4/+22
| | | | | | | | basically an allocation map at the beginning (in) and end (out) of each block is kept and after the first allocation pass another pass is ran to resolve allocation conflicts between each edge, plus another pass to finish lowering phi functions. also introduced `regset` and plenty of other miscellaneous fixes
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-02 07:23:38 +0000