aboutsummaryrefslogtreecommitdiffhomepage
path: root/regalloc.c
Commit message (Expand)AuthorAgeFilesLines
* various little bugs lemon2025-10-161-2/+2
* intervalsoverlap errata lemon2025-10-111-1/+1
* unused functions lemon2025-10-101-31/+0
* bugfixes lemon2025-10-101-55/+55
* rega: move bssize lemon2025-10-081-3/+2
* rega: don't make fixed intervals for globally live regs lemon2025-10-071-1/+4
* alloc changes lemon2025-09-171-7/+2
* mem2reg: fix deltrivialphis bug lemon2025-09-151-0/+1
* regalloc: hand-roll qsort (bikeshedding...) lemon2025-09-151-9/+31
* a little refactoring and cleanup lemon2025-09-151-248/+211
* regalloc move things around lemon2025-09-151-80/+80
* regset doesnt need all those macros lemon2025-09-141-16/+16
* regalloc.c cleanup lemon2025-09-141-187/+204
* change freearena for correctness lemon2025-09-141-1/+0
* regalloc: free stk slots lemon2025-09-141-5/+15
* regalloc improvements lemon2025-09-141-33/+50
* regalloc: basic spilling support lemon2025-09-131-37/+136
* regalloc: prepare for spilling logic.. lemon2025-09-131-152/+145
* fixes, delnops lemon2025-09-091-1/+1
* regalloc: start implementing linear scan lemon2025-09-081-438/+591
* hm lemon2023-08-071-4/+4
* regalloc fixes and rpo lemon2023-07-091-10/+55
* regalloc: update preds during simplify pass lemon2023-07-071-1/+7
* misc bugfixs lemon2023-06-301-5/+6
* regalloc: remove unused variable lemon2023-06-261-5/+0
* backend: fix mem2reg & regalloc lemon2023-06-261-31/+155
* regalloc: fix temporary rename clobbering return register with multiple returns lemon2023-06-251-2/+13
* regalloc add sources lemon2023-06-251-1/+3
* fix regalloc thinking some ins are dead by adding ins.keep lemon2023-06-241-1/+1
* backend: don't mixup float and int temps lemon2023-06-241-5/+6
* backend: fix regalloc to work with more complex dataflow lemon2023-06-241-190/+556
* change RMORE -> RADDR; use RXXX (RNONE) for special args,also undef lemon2023-06-221-15/+15
* explicitly store predecessors in each block lemon2023-06-211-5/+5
* improve codegen for div a little (bikeshedding) lemon2023-06-201-1/+2
* amd64/emit: ensure stack is 16-byte aligned lemon2023-06-201-0/+4
* add basic mem2reg lemon2023-06-201-12/+17
* regalloc: fix bug in spilling code lemon2023-06-201-7/+24
* don't lower params and args to registers in abi0 lemon2023-06-201-1/+1
* fix cls logic for comparison instrs lemon2023-06-201-8/+8
* regalloc: alloc extra memory for alloc map lemon2023-06-191-1/+1
* backend: compile comparison instrs and branches lemon2023-06-191-1/+6
* hint in-place operations to use same reg for lhs and dest lemon2023-06-151-1/+1
* less memset lemon2023-06-151-1/+0
* cleanup lemon2023-06-141-15/+14
* add spilling for function calls, misc fixes lemon2023-06-141-22/+140
* use a hashtable for addr refs lemon2023-06-131-3/+4
* lower allocas in isel() instead of emit() and misc fixes lemon2023-06-131-17/+20
* dec,inc,sub lemon2023-06-121-0/+1
* bugfix lemon2023-06-121-2/+3
* something with phi lemon2023-06-121-29/+15
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-02 09:43:44 +0000