| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | backend: don't mixup float and int temps | 2023-06-24 | 1 | -3/+9 | |
| * | backend: fix regalloc to work with more complex dataflow | 2023-06-24 | 1 | -0/+23 | |
| * | change RMORE -> RADDR; use RXXX (RNONE) for special args,also undef | 2023-06-22 | 1 | -2/+0 | |
| * | mem2reg: implement ssa construction; this breaks regalloc right now | 2023-06-21 | 1 | -68/+11 | |
| * | explicitly store predecessors in each block | 2023-06-21 | 1 | -3/+3 | |
| * | add basic mem2reg | 2023-06-20 | 1 | -0/+89 |